VEDA IIT joins Sequence Design’s In-Sequence program
January 5th, 2008 - 5:04 pm ICT by admin ( Leave a comment )Santa Clara, Jan 5 (ANI/Business Wire India): Sequence Design today announced that VEDA IIT has joined its In-Sequence Technology Partner Program, promoting EDA interoperability and advanced design methodologies.
VEDA IIT, located in the high-tech hub of Hyderabad is an industry driven state-of-the-art training institute of excellence in the field of VLSI Design and Development.
“We are pleased to have VEDA join our In-Sequence program,” said Dr. Robert Mathews, Vice President of Extraction Products and Chairman of the In-Sequence Program.
“With power becoming the most critical issue facing the semiconductor industry, it is essential to establish collaborations with leading institutes to spread low- power design knowledge and to foster innovations addressing this major issue,” Mathews added.
“We welcome the opportunity to further strengthen our ties with the EDA community by working with low-power pioneer, Sequence Design,” said Professor K. Subbarangaiah, Director, VEDA IIT Pvt. Ltd.
“Working with latest design technology helps prepare our students for the VLSI challenges awaiting them in the high-tech workforce,” Subbarangaiah added.
VEDA IIT, a teaching professional industry, conducts an MS Program in VLSI Engineering, which is a collaborative program of Jawaharlal Nehru Technological University, Hyderabad, and a Consortium of VLSI Design Houses.
Sequence has delivered licenses of its flagship RTL power analysis tool, Power Theatre, to the school where VEDA IIT students and faculty will receive advanced PowerTheater training from Sequence, as well as collaborate on a variety of R&D projects.
VEDA IIT is the latest in a series of In-Sequence partnerships, joining a variety of EDA vendors, foundries, IP providers, design services providers, platform vendors and universities. (ANI)
- Hyderabad to host VLSI design conference in January - Sep 27, 2011
- JNTU, Synopsis to launch new software design programme - Jan 29, 2011
- Indian defence research agency plans $110 mn nano foundry - Dec 09, 2010
- Russia to join top five economies in next decade: Putin - May 12, 2011
- High-tech trade: India urges US to focus on R&D;, design (Lead) - Jul 11, 2011
- 'Jugnu' launch marks watershed in Indian space technology - Oct 25, 2011
- India, Italy eye euro 15 bn trade volume, tie-ups - Oct 31, 2011
- Removing FDI barriers in high-tech trade, US urges India - Jul 11, 2011
- US to support India for NSG, to clear banned Indian entities (Lead) - Nov 06, 2010
- Student exchanges between Japan, 12 Indian institutes - Apr 05, 2010
- Small enterprises can collaborate in defence sector: Former army chief - Feb 03, 2012
- Four new NIDs to come up (With Images) - Dec 12, 2011
- Gaga designs Polaroid printer - Sep 16, 2011
- India, Japan to launch joint research project - Jul 16, 2010
- Conference on strategic electronics at Hyderabad - Nov 23, 2011
Tags: art training, collaborative program, critical issue, design houses, design knowledge, design methodologies, design today, eda interoperability, jawaharlal nehru, jawaharlal nehru technological university, jawaharlal nehru technological university hyderabad, ms program, professional industry, robert mathews, semiconductor industry, sequence design, today announced that, veda, vlsi design, vlsi engineering